Postuler

Publié il y a 9 jours

ASIC Design Verification Engineer

@ LanceSoft, Inc.

Markham, Ontario

Contrat
Postuler
SIGNAUX

Résumé des exigences :

  • Key Requirements:
  • Experience: 8+ years preferred
  • Candidates with 5–6 years of experience may also be considered as a second priority .
  • Strong experience in:
  • Firmware Verification — required
  • Display IP Verification experience is a plus.
Source et dates

Type de source non vérifié · apify-linkedin

Date publiée par l’employeur
2026-11-01
Première détection par notre source
2026-11-11
Mise à jour du dossier source
2026-11-11

Ces dates décrivent le dossier source, pas une vérification en direct du recrutement. Consultez l’offre originale.

LanceSoft, Inc.

ChampValeur
Offres sur Jobsy11
Description

Job Title - ASIC Design Verification Engineer

Job Location - Markham Canada

Job Description -

Work Arrangement: Hybrid/Onsite – 3 days onsite + 2 days remote (Initially 5 days onsite)

Key Requirements:

  • Experience: 8+ years preferred
  • Candidates with 5–6 years of experience may also be considered as a second priority.
  • Strong experience in:
  • ASIC/SOC Verification
  • Design Block Verification
  • Test Plan Development
  • SystemVerilog
  • UVM Test Case Development
  • Firmware Verification — required
  • Assertions
  • Coverage Points
  • Display IP Verification experience is a plus.

Work Location/Mode:

  • Hybrid/Onsite role
  • 3 days onsite + 2 days remote per week

Emplois semblables

  • Sr ASIC Design Verification Engineer, Low Power AI

    Markham, ON
    Sur place

    Qualcomm Canada ULC

    2+ ansQualcomm Canada ULC needs candidates with a bachelor's, master's or PhD and 2 to 4+ years of ASIC work, depending on degree. Expert skill in Verilog, SystemVerilog, UVM and C, plus a deep understanding of ASIC/VLSI concepts, is required.

    SystemVerilog, UVM, Verilog, VHDL, SystemC, Perl

    Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

    Markham, ON
    Sur place

    Qualcomm Canada ULC

    4+ ansCandidates need an engineering degree and, for senior roles, several years of ASIC design or verification experience. Strong skills in UVM, SystemVerilog, digital logic and scripting in Python or CShell are expected, along with good problem solving and communication.

    SystemVerilog, UVM, Python, CShell

  • Senior ASIC Design Verification Engineer

    Toronto, ON

    Talentlab

    2+ ansCandidates need a Bachelor's in electrical engineering (a Master's is preferred) and 2+ years supporting complex SoC silicon for server, storage or networking. They must have hands-on UVM, C/C++ and System Verilog experience, plus experience with third-party protocol VIPs such as PCIe, Ethernet and DDR.

    System Verilog, UVM, Perl, Python

  • Senior ASIC Design Verification Engineer - LPU

    Télétravail au Canada
    TélétravailTemps plein

    NVIDIA Canada Dev. Inc.

    8+ ansCandidates need a bachelor's degree in electrical engineering, computer science or computer engineering, or equivalent experience, plus 8 or more years in the industry. They need strong skills in SystemVerilog, UVM and chip design tools.

    VCS, Verdi, SystemVerilog, UVM, Perl, Python

  • Senior ASIC Design Verification Engineer

    Télétravail au Canada
    Télétravail

    Ethernovia, Inc.

    10+ ansCandidates need a BS or MS in electrical engineering, computer science or a related field, and at least 10 years of ASIC verification experience. Required skills include SystemVerilog, UVM, Python, TCL and C/C++, plus strong debugging and communication abilities.

    Verilog, UVM, Python, TCL, C/C++, SystemC

Lieux et modes de travail

Lieux

Tout le CanadaTélétravail · Hybride · Sur place · Sur le terrain

Astuce : ajoutez le télétravail pour élargir la recherche.

Exclure des lieux

Mode de travail

Offres de cette entreprise dans les résultats

Voici les offres de cette entreprise chargées dans votre recherche. Elle peut avoir d’autres postes ouverts.