Connexion Inscription gratuite
Postuler

Publié il y a 26 mois

Senior ASIC (Front End) Design Engineer

@ Ethernovia, Inc.

Toutes ses offres Site Web

Toronto, Ontario

Hybride10+ ans d’expérience
Postuler
SIGNAUX

En bref

Ethernovia, Inc. is hiring a Senior ASIC (Front End) Design Engineer in Toronto on a hybrid basis. The role covers the full digital SoC design flow, from micro-architecture and RTL through verification, synthesis and timing analysis, for automotive communication semiconductors. The posting requires 10+ years of ASIC RTL design or architecture experience and offers pre-IPO stock options, competitive base salary, flexible hours and medical, dental and vision insurance.

Responsabilités :

  • Digital SoC design from micro-architecture through RTL, verification and timing
  • Synthesis, lint, CDC, LEC and static timing analysis
  • Collaborate with architects, software, hardware and verification engineers
  • Write precise product specifications and interface definitions
  • Deliver automotive communication semiconductors from concept to silicon

Résumé des exigences :

  • BS or MS in electrical engineering, computer science or related field
  • 10+ years of ASIC RTL design or architecture experience
  • Proven track record developing complex SoCs
  • Verilog/SystemVerilog and simulation tools expertise
  • Networking or DSP experience preferred

Outils et compétences

VerilogPerlTCLC/C++Make

Avantages mentionnés

Soins dentairesSoins de la vueOptions d’achat
Source et dates

Site carrière / système de candidatures · greenhouse

Date publiée par l’employeur
2024-10-04
Première détection par notre source
2026-10-08
Mise à jour du dossier source
2026-10-10

Ces dates décrivent le dossier source, pas une vérification en direct du recrutement. Consultez l’offre originale.

Détails du poste

NiveauSenior
DomaineGénie
Expérience10 an(s) et plus
Milieu de travailBureau
PositionSurtout assis
Exigences physiquesphysique faible · ordinateur élevé
LanguesEnglish
FormationBaccalauréat (exigé), Maîtrise (préféré)
Domaines d’étudesElectrical Engineering, Computer Science
Avantages mentionnésHoraire flexible, Actions ou participation

Résumé et détails rédigés par l’IA à partir de l’offre; l’offre de l’employeur fait foi.

Postuler

Ethernovia, Inc.

Profil d’entreprise sauvegardé

Renseignements historiques provenant d’un profil The Jobs API sauvegardé (champs LinkedIn/Crunchbase). Ils ne sont pas vérifiés en temps réel; les chiffres peuvent avoir changé. Les valeurs manquantes restent inconnues.

Vehicle Networks Evolved

Description complète de l’entreprise

At Ethernovia, we’re inventing the future of automobile’s communication . We are transforming automobiles’ communication network to enable the autonomous driving and electrical vehicle (EV) revolutions. Our breakthrough compute, communication, and software ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car’s sensors, compute, and outside world to enable new advanced driver assistance features and services.

Abonnés LinkedIn
10 208
Personnes associées sur LinkedIn
102
Bureaux déclarés
  • 2050 Ringwood Ave, San Jose, California 95131, US
  • Zeist, NL
  • Perth, AU
  • Greater Toronto Area, CA
  • Multiple Locations, IN
Catégories d’activité
  • Network Hardware
  • Software
  • Information and Communications Technology (ICT)
  • Autonomous Vehicles
Autres noms enregistrés
  • Ethernovia
  • Ethernovia, Inc.
Le profil indique une agence de recrutement
Non
Investissement total déclaré
154 000 000

La devise et la date d’observation ne sont pas fournies; ce n’est ni une valorisation actuelle ni une ronde de financement.

Toutes ses offres Site Web

At Ethernovia, we’re inventing the future of automobile’s communication . We are transforming automobiles’ communication network to enable the autonomous driving and electrical vehicle (EV) revolutions. Our breakthrough compute, communication, and software ushers in a new era of car connectivity and capabilities. We bring together, accelerate, and unify the car’s sensors, compute, and outside world to enable new…

ChampValeur
SecteurSemiconductor Manufacturing
Taille51-200 employees
Siège socialSan Jose, California
Type d’organisationPrivately Held
Offres sur Jobsy3
LinkedInVoir la page
Description

About Ethernovia, Inc.

Ethernovia is developing the future of Ethernet-based networks to realize the full potential of software-defined and autonomous vehicles, robotics and other intelligent machines. Founded in 2018, the company’s breakthrough data transport and acceleration technology is ushering in a new era of connectivity and capabilities in the vehicle and at the edge, including highly reliable autonomy, over-the-air servicing and AI-backed applications.

Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds’ leading technology investors, having secured $154M ($90+M Series-B and $64M Series-A) in total funding to date:

Ethernovia has been recognized in EE Times' prestigious list of the Top 100 Startups for 2025.

With talented employees on 4 continents, we have filed 50+ patents to date.

Join Ethernovia’s team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles, robots and intelligent machines. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility.

Senior ASIC (Front End) Design Engineer

Summary:

  • As a Senior ASIC (Front End) Design Engineer, you will be responsible for all aspects of digital SoC design, from micro-architecture specification, RTL, verification, synthesis, lint, CDC, LEC, and static timing analysis to deliver a design meeting target power, performance, and area goals.
  • Work with system architects, software, hardware, and verification engineers to plan, architect, design, implement, and deliver advanced automotive communication semiconductors and systems.
  • You will be on the leading edge of the development and definition of advanced, high-performance custom silicon that embodies functions from a wide range of protocols, algorithms, and applications.
  • Expected to flesh out product definitions with precise specifications of: an ASIC's internal and external interactions, data flow, processing algorithms across a number of disciplines, resource management, and software interfaces.
  • You will be a trusted self-starter who can work with very little guidance or oversight.
  • This position is located in: Toronto, Canada - Hybrid

Key Qualifications:

  • BS and/or MS in Electrical Engineering, Computer Science, or related field
  • Minimum 10+ years of ASIC RTL design and/or architecture experience
  • Proven track record with the development of complex SoCs
  • Strong understanding of digital design fundamentals and methodologies
  • In-depth knowledge of Verilog/System Verilog and simulation tools.
  • Self-motivated and able to work effectively both independently and in a team

Additional Success Factors:

Experience in any of the following areas:

  • Networking (Ethernet MAC, PHY/PCS, Switching, TCP/IP, PCIe and other industry standard protocols)
  • Digital signal processing filters
  • Digital Mixed-Signal modeling, design, and integration
  • IP integration (SerDes, controllers, processors, etc.)
  • Video standards, protocols, processing
  • Perl, TCL, C/C++, Make

Personal Skills:

  • Excellent communication/documentation skills.
  • Attention to details.
  • Collaboration across multidisciplinary and international teams.

What You Can Expect from Ethernovia:

  • Technology depth and breadth expansion that can’t be found in a large company
  • Opportunity to grow your career as the company grows
  • Pre IPO stock options
  • Cutting edge technology
  • World class team
  • Competitive base salary
  • Flexible hours
  • Medical, dental and vision insurance for employees

#LI-Hybrid

Emplois semblables

  • ASIC Design Engineer, PCIe IP Enablement

    Markham, ON
    Temps plein

    Advanced Micro Devices, Inc

    Candidates need hands-on ASIC hardware design experience with end-to-end ownership of complex digital IP through tape-out. Strong RTL and Verilog skills, low-power design knowledge and a Bachelor's or Master's in electrical or computer engineering are preferred.

    Verilog HDL, UPF, CPF, Lint tools, CDC tools, Synthesis tools

  • Senior ASIC Design Engineer - DSP/Analog/SerDes

    Ottawa, ON

    Celero Communications, Inc.

    10+ ansCandidates need a master's or PhD in electrical or computer engineering, 10+ years of digital ASIC design, and strong Verilog or SystemVerilog skills. Knowledge of DSP, high-speed SerDes, mixed-signal or optical communications is also required.

    Verilog, SystemVerilog, Python, Tcl, MATLAB, UVM

  • ASIC Design Engineer, PCIe IP Enablement

    Markham, ON
    Temps plein

    AMD, Inc.

    Candidates need hands-on ASIC hardware design experience with end-to-end ownership of complex digital IP through tape-out. Strong RTL and Verilog skills, synthesis and CDC tool experience, and knowledge of low-power design are expected.

    Verilog, UPF, CPF

  • Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)

    Markham, ON
    Sur place

    Qualcomm Canada ULC

    2+ ansCandidates need a bachelor's, master's or PhD in engineering or science with 2 to 4+ years of ASIC design or verification experience, depending on degree. Strong SystemVerilog, synthesis and design tool skills and an understanding of high-performance processor design are needed.

    SystemVerilog, VCS, Synopsys Design Compiler, Cadence, Mentor, Linting tools

  • Senior ASIC Design Engineer - Client IP

    Ottawa, ON
    112k–179k $/anTemps plein

    Ciena Canada ULC

    5+ ansCandidates need an engineering degree at the bachelor or master level and 5+ years of SystemVerilog design and digital synthesis, timing closure and clock-crossing experience. Strong independent problem solving, English communication, and knowledge of verification and timing/power/area trade-offs are required.

    Git, Jira, Python, Make, bash

Lieux et modes de travail

Lieux

Tout le CanadaTélétravail · Hybride · Sur place · Sur le terrain

Astuce : ajoutez le télétravail pour élargir la recherche.

Exclure des lieux

Mode de travail

Offres de cette entreprise dans les résultats

Voici les offres de cette entreprise chargées dans votre recherche. Elle peut avoir d’autres postes ouverts.