Publié il y a 2 mois
CPU Architecture Verification Engineer
@ NUVACORE
Markham, Ontario
En bref
NUVACORE is hiring CPU Architecture Verification Engineers at Senior and Principal levels to prove its new general-purpose CPU is architecturally correct. The work is design verification: building stimulus, checkers and co-simulation against a golden reference model, and closing coverage before silicon.
Responsabilités :
- Drive verification scope, strategy and test plans for architectural correctness
- Build and scale verification environments with golden model co-simulation
- Generate assembly and random instruction sequence stimulus for corner cases
- Define functional coverage and close coverage against the test plan
- Root-cause mismatches across RTL, model and specification with architects
Résumé des exigences :
- Degree in electrical/computer engineering or computer science, or equivalent experience
- 4+ years (Senior) or 15+ years (Principal) of design verification
- Strong CPU architecture and microarchitecture knowledge
- Proficiency in C/C++/Rust or SystemVerilog, plus Python
- Experience writing and debugging assembly tests for CPU verification
Outils et compétences
Source et dates
Site carrière / système de candidatures · lever
- Date publiée par l’employeur
- 2026-09-08
- Première détection par notre source
- 2026-10-08
- Mise à jour du dossier source
- 2026-10-26
Ces dates décrivent le dossier source, pas une vérification en direct du recrutement. Consultez l’offre originale.
Détails du poste
| Niveau | Senior |
| Domaine | Développement logiciel |
| Expérience | 4 an(s) et plus |
| Heures par semaine | 40 (estimé) |
| Milieu de travail | Bureau |
| Position | Surtout assis |
| Exigences physiques | physique faible · ordinateur élevé |
| Langues | English |
| Formation | Baccalauréat (exigé) |
| Domaines d’études | Electrical Engineering, Computer Engineering, Computer Science |
Résumé et détails rédigés par l’IA à partir de l’offre; l’offre de l’employeur fait foi.
NUVACORE
Profil d’entreprise sauvegardé
Renseignements historiques provenant d’un profil The Jobs API sauvegardé (champs LinkedIn/Crunchbase). Ils ne sont pas vérifiés en temps réel; les chiffres peuvent avoir changé. Les valeurs manquantes restent inconnues.
NUVACORE is building a new class of CPU for the AI era, designed for maximum performance, efficiency, and scale.
Description complète de l’entreprise
Maximum performance. Absolute area efficiency. No compromise. A general-purpose CPU core designed to excel everywhere—from core infrastructure to advanced AI systems, including the continuous demands of agentic computing. This is not iteration, it is a complete rewrite of the rules of silicon.
- Abonnés LinkedIn
- 5 838
- Personnes associées sur LinkedIn
- 82
- Bureaux déclarés
- 5201 Great America Pkwy, Suite 215, San Jose, California 95054, US
- 5001 Plaza on the Lk, Suite 320, Austin, TX 78746, US
- 125 Commerce Valley Dr W, Suite 600, Markham, Ontario L3T 7W4, CA
- Autres noms enregistrés
- NUVACORE
- Le profil indique une agence de recrutement
- Non
Maximum performance. Absolute area efficiency. No compromise. A general-purpose CPU core designed to excel everywhere—from core infrastructure to advanced AI systems, including the continuous demands of agentic computing. This is not iteration, it is a complete rewrite of the rules of silicon.
| Champ | Valeur |
|---|---|
| Secteur | Technology, Information and Internet |
| Taille | 51-200 employees |
| Siège social | San Jose, California |
| Type d’organisation | Privately Held |
| Fondée en | 2026 |
| Offres sur Jobsy | 9 |
| Voir la page |
At NUVACORE we're designing a new general-purpose CPU core for the sustained, intensive demands of AI infrastructure and agentic computing, not the workloads of the past. We are seeking Verification Engineers at multiple levels — from Senior Engineer to Principal level — to help prove that the Nuvacore CPU is architecturally correct. As part of the design verification (DV) team, you will help drive architectural verification — checking the CPU's behavior and architectural state against the architecture specification and a golden reference model — building the stimulus, checkers, and flows that find architectural bugs long before silicon, working shoulder-to-shoulder with architecture and RTL design.
THE ROLE
Plan & Strategy: Drive the verification scope, strategy, and test plans for architectural correctness — the CPU's behavior and architectural state versus the specification and a golden reference model.
Environment Setup: Build, maintain, and scale robust verification environments — including co-simulation against the golden reference model — that compare architectural state end to end.
Test & Debug: Generate stimulus in assembly and random instruction sequences (RIS) to exercise the full instruction set and architectural corner cases such as exceptions, interrupts, and privilege transitions.
Coverage Closure: Define the coverage space, write functional coverage monitors, and analyze metrics to prove the architectural test plan is complete.
Cross-functional Collaboration: Partner with architects and RTL teams to root-cause mismatches across RTL, model, and specification, drive design fixes, and support emulation, FPGA, and silicon bring-up.
REQUIREMENTS — MUST TO HAVE
Degree in Electrical/Computer Engineering, Computer Science, or equivalent practical experience.
15+ years (Principal) or 4+ years (Senior Engineer) of design-verification experience, ideally on a CPU or complex digital design.
Strong knowledge of CPU architecture and micro-architecture — the instruction set, architectural state, exceptions, and privilege model — with a good understanding of at least one modern ISA (x86, ARM, or RISC-V).
Hands-on functional verification: test plans, testbenches, checkers, and coverage.
Proficiency in C/C++/Rust and/or SystemVerilog, plus a scripting language (Python; Perl a plus).
Experience writing and debugging tests in assembly for CPU verification.
REQUIREMENTS — NICE TO HAVE
Architectural / instruction-set verification against a golden reference model.
Random instruction sequence (RIS) stimulus generation.
Exceptions, interrupts, privilege levels, and virtualization.
Constrained-random verification and coverage-driven closure.
Assertions and formal verification.
Emulation/FPGA and silicon bring-up and debug (waveforms, trace).
Journal
Visible seulement par vous. Conservé sur cet appareil, et dans votre compte une fois connecté.