Publié il y a 5 mois
Lead Diagnostics Software Engineer, ATE Integration
@ Advanced Micro Devices, Inc
Markham, Ontario
En bref
AMD is hiring a Lead/Principal Diagnostics Engineer in Markham, ON to move post-silicon GFX and compute test frameworks onto wafer sort and ATE hardware. The work covers pattern conversion pipelines, tester cost optimization and cross-team technical leadership. The role is full-time, hybrid, requires 8+ years of silicon engineering experience, and is not eligible for visa sponsorship.
Responsabilités :
- Define technical roadmap for moving SLT and GFX diagnostics to ATE and wafer sort
- Architect pipelines converting diagnostic sequences into tester vector formats
- Liaise between GFX diagnostics, product test and DFT teams
- Build tester-friendly models emulating host behaviour on ATE
- Optimize tester execution time and structural and functional coverage
Résumé des exigences :
- 8+ years of silicon engineering experience
- Strong C/C++ and Python programming
- Hands-on experience with V93000 or UltraFLEX ATE
- Expert knowledge of structural pattern generation and vector timing
- Bachelor's, Master's or PhD in an engineering or computer science field
Outils et compétences
Source et dates
Site carrière / système de candidatures · icims
- Date publiée par l’employeur
- 2026-05-27
- Première détection par notre source
- 2026-10-09
- Mise à jour du dossier source
- 2026-11-06
Ces dates décrivent le dossier source, pas une vérification en direct du recrutement. Consultez l’offre originale.
Détails du poste
| Niveau | Chef d’équipe |
| Domaine | Génie |
| Expérience | 8 an(s) et plus |
| Heures par semaine | 40 (estimé) |
| Milieu de travail | Bureau, Laboratoire |
| Position | Surtout assis |
| Exigences physiques | physique faible · ordinateur élevé |
| Langues | English |
| Formation | Baccalauréat (exigé), Maîtrise (préféré), Doctorat (préféré) |
| Domaines d’études | Electrical Engineering, Computer Engineering, Computer Science |
Résumé et détails rédigés par l’IA à partir de l’offre; l’offre de l’employeur fait foi.
Advanced Micro Devices, Inc
Profil d’entreprise sauvegardé
Renseignements historiques provenant d’un profil The Jobs API sauvegardé (champs LinkedIn/Crunchbase). Ils ne sont pas vérifiés en temps réel; les chiffres peuvent avoir changé. Les valeurs manquantes restent inconnues.
together we advance_
Description complète de l’entreprise
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance_
- Abonnés LinkedIn
- 2 239 603
- Personnes associées sur LinkedIn
- 64 943
- Bureaux déclarés
- 2485 Augustine Drive, Santa Clara, California 95054, US
- 7171 Southwest Pkwy, Austin, Texas 78735, US
- 1 Commerce Valley Dr E, Markham, ON L3T 7X6, CA
- 102, Bengaluru, Karnataka 560066, IN
- 508 Chai Chee Ln, Singapore, Singapore 469032, SG
- 2950 E Harmony Rd, Fort Collins, Colorado 80528, US
- 3501 Quadrangle Blvd, Orlando, Florida 32817, US
- 90 Central St, Boxborough, Massachusetts 01719, US
- 20333 State Highway 249, Houston, Texas 77070, US
- 2002 156th Ave NE, Bellevue, Washington, US
- 24, Rue Lamartine, Eybens, Auvergne-Rhone-Alpes 38320, FR
- 314 Midsummer Boulevard, Milton Keynes, England, GB
- Via Polidoro da Caravaggio, 6, Milan, Lombardy 20156, IT
- Einsteinring 24, Dornach, Bavaria 85609, DE
- 13, Rue Camille Desmoulins, Issy-les-Moulineaux, Ile-de-France 92130, FR
- Rue Royale 97, Brussels, Brussels Region 1000, BE
- 123 Epping Rd, North Ryde, New South Wales 2113, AU
- Catégories d’activité
- Cloud Security
- Finance
- Network Hardware
- Enterprise Software
- Embedded Systems
- GPU
- Cloud Computing
- Cloud Infrastructure
- Semiconductor
- Hardware
- Financial Services
- Venture Capital
- Artificial Intelligence (AI)
- AI Infrastructure
- Computer
- Autres noms enregistrés
- Advanced Micro Devices, Inc
- AMD
- Spécialités
- Processors
- Graphic Cards
- Computer Platforms
- CPU
- GPU
- APU
- Server
- 64-bit
- Virtualization
- Cloud computing
- Green IT
- Energy Efficiency
- Semiconductor
- Components
- Design
- Semi-custom
- Embedded systems
- x86
- Datacenter
- and AI
- Le profil indique une agence de recrutement
- Non
- Investissement total déclaré
- 5 000 000 000
La devise et la date d’observation ne sont pas fournies; ce n’est ni une valorisation actuelle ni une ronde de financement.
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important…
| Champ | Valeur |
|---|---|
| Secteur | Semiconductor Manufacturing |
| Taille | 10,001+ employees |
| Siège social | Santa Clara, California |
| Type d’organisation | Public Company |
| Fondée en | 1969 |
| Spécialités | ProcessorsGraphic CardsComputer PlatformsCPUGPUAPUServer64-bitVirtualizationCloud computing |
| Offres sur Jobsy | 109 |
| Voir la page |
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
DIAGNOSTICS Engineer
THE ROLE:
As the semiconductor industry pivots toward complex chiplet architectures and hyper-dense data center accelerators, the economics of quality necessitate shifting validation earlier in the production lifecycle. We are seeking a visionary Lead/Principal Diagnostics Engineer to drive our shift from proven post-silicon software validation frameworks and System-Level Tests (SLT) directly into Automated Test Equipment (ATE) and Wafer Sort environments.
THE PERSON:
In this role, you will bridge the gap between platform-level software execution and traditional hardware-driven manufacturing test patterns. You will design the architecture, tooling, and translation methodologies required to pack, convert, and stream complex software-driven GFX and compute test cases into robust, production-grade ATE patterns. This is a high-impact role requiring deep knowledge of system software/hardware interactions, graphics IP mechanics, and high-volume structural/functional manufacturing test domains.
KEY RESPONSIBILTIIES
- Strategic Technical Leadership: Define the technical roadmap, architecture, and deployment strategy for migrating post-silicon SLT and functional GFX IP feature diagnostics onto wafer sort and ATE hardware configurations.
- Pattern Generation & Conversion: Architect and develop software utilities/pipelines to convert functional diagnostic sequences, register configurations, and compute workloads into cycle-accurate vector formats (e.g., STIL, WGL, or proprietary tester formats) compatible with high-end ATE testers.
- Cross-Domain Collaboration: Serve as the primary technical liaison between the GFX/Compute Diagnostics team, Product/Test Engineering, and Design-for-Test (DFT) teams
- Platform Integration & Emulation: Analyze existing platform-level hardware/software dependencies (such as sideband management interfaces, firmware, and power management behaviors) to build deterministic, tester-friendly models that emulate host behaviors on ATE hardware.
- Test Coverage & Cost Optimization: Optimize tester execution times (test cost reduction) while maximizing structural and functional test coverage for data center GPU IPs, focusing on massively parallel compute pipelines, high-bandwidth memory (HBM) controllers, and matrix math engines.
PREFERRED EXPERIENCE:
- Experience: Proven industry experience in silicon engineering spanning post-silicon validation, product engineering, diagnostics development, or structural/functional test generation.
- Platform HW/SW Proficiency: Strong programming background in C/C++ and Python, with a concrete understanding of bare-metal or driver-level programming, registers, firmware interactions, and system memory maps.
- ATE Knoweldge: Proven hands-on experience with production-grade Automated Test Equipment platforms (e.g., V93000, UltraFLEX) and structural/functional testing at the wafer sort or final test level.
- Pattern Flow Knowledge: Expert understanding of structural pattern generation, vector timing, clock domains, and diagnostic patterns (such as functional vectors, BIST/MBIST, or scan compression output).
- Familiarity with high-volume manufacturing challenges unique to data center architectures, including high-power profiles, HBM integration, and multi-die chiplet interconnect protocols (e.g., UCIe, proprietary fabrics).
- Deep understanding of GFX and compute architectures, with proven ability to design and implement diagnostic and test cases that maximize coverage and proactively identify silicon issues early
- Understanding of AI/ML principles and some experience in applying LLM & ML models in applications
- Experience with working in DevOps environment like GitHub, CI/CD pipelines
- Excellent problem-solving abilities with a keen eye for detail are highly valued
ACADEMIC CREDENTIALS:
- Education: Bachelor’s, Master’s, or Ph.D. in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
LOCATION:
Markham, ON
This role is not eligible for visa sponsorship.
#LI-AJ1
#LI-HYBRID
THE ROLE:
As the semiconductor industry pivots toward complex chiplet architectures and hyper-dense data center accelerators, the economics of quality necessitate shifting validation earlier in the production lifecycle. We are seeking a visionary Lead/Principal Diagnostics Engineer to drive our shift from proven post-silicon software validation frameworks and System-Level Tests (SLT) directly into Automated Test Equipment (ATE) and Wafer Sort environments.
In this role, you will bridge the gap between platform-level software execution and traditional hardware-driven manufacturing test patterns. You will design the architecture, tooling, and translation methodologies required to pack, convert, and stream complex software-driven GFX and compute test cases into robust, production-grade ATE patterns. This is a high-impact role requiring deep knowledge of system software/hardware interactions, graphics IP mechanics, and high-volume structural/functional manufacturing test domains.
KEY RESPONSIBILTIIES
- Strategic Technical Leadership: Define the technical roadmap, architecture, and deployment strategy for migrating post-silicon SLT and functional GFX IP feature diagnostics onto wafer sort and ATE hardware configurations.
- Pattern Generation & Conversion: Architect and develop software utilities/pipelines to convert functional diagnostic sequences, register configurations, and compute workloads into cycle-accurate vector formats (e.g., STIL, WGL, or proprietary tester formats) compatible with high-end ATE testers.
- Cross-Domain Collaboration: Serve as the primary technical liaison between the GFX/Compute Diagnostics team, Product/Test Engineering, and Design-for-Test (DFT) teams
- Platform Integration & Emulation: Analyze existing platform-level hardware/software dependencies (such as sideband management interfaces, firmware, and power management behaviors) to build deterministic, tester-friendly models that emulate host behaviors on ATE hardware.
- Test Coverage & Cost Optimization: Optimize tester execution times (test cost reduction) while maximizing structural and functional test coverage for data center GPU IPs, focusing on massively parallel compute pipelines, high-bandwidth memory (HBM) controllers, and matrix math engines.
PREFERRED EXPERIENCE:
- Experience: 8+ years of experience in silicon engineering spanning post-silicon validation, product engineering, diagnostics development, or structural/functional test generation.
- Platform HW/SW Proficiency: Strong programming background in C/C++ and Python, with a concrete understanding of bare-metal or driver-level programming, registers, firmware interactions, and system memory maps.
- ATE Knoweldge: Proven hands-on experience with production-grade Automated Test Equipment platforms (e.g., V93000, UltraFLEX) and structural/functional testing at the wafer sort or final test level.
- Pattern Flow Knowledge: Expert understanding of structural pattern generation, vector timing, clock domains, and diagnostic patterns (such as functional vectors, BIST/MBIST, or scan compression output).
- Familiarity with high-volume manufacturing challenges unique to data center architectures, including high-power profiles, HBM integration, and multi-die chiplet interconnect protocols (e.g., UCIe, proprietary fabrics).
- Deep understanding of GFX and compute architectures, with proven ability to design and implement diagnostic and test cases that maximize coverage and proactively identify silicon issues early
- Understanding of AI/ML principles and some experience in applying LLM & ML models in applications
- Experience with working in DevOps environment like GitHub, CI/CD pipelines
- Excellent problem-solving abilities with a keen eye for detail are highly valued
ACADEMIC CREDENTIALS:
- Education: Bachelor’s, Master’s, or Ph.D. in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
Journal
Visible seulement par vous. Conservé sur cet appareil, et dans votre compte une fois connecté.