Postuler

Publié le mois dernier

Senior ASIC Verification Engineer, onsite Kanata

@ Ciena Canada ULC

Ottawa, Ontario

109k–174k $/anTemps plein
Postuler
SIGNAUX

En bref

Ciena Canada ULC is hiring a Senior ASIC Verification Engineer onsite in Kanata to verify digital functional blocks of its Wavelogic optical transmission products. The role involves building testbenches and test plans, running coverage-driven and formal verification, and reporting status regularly. Full-time, with a salary range of $109,000 to $174,000 CAD.

Salaire :

109 000 $–174 000 $ par année

Responsabilités :

  • Build verification test plans, functional coverage and formal verification plans
  • Create testbenches, agents, scoreboards and test scenarios in SystemVerilog UVM and C
  • Run coverage-driven and formal verification and monitor regressions
  • Debug failures with the function's designer
  • Report status updates regularly

Résumé des exigences :

  • Engineering or science degree at BEng/BSc or MEng/MSc level
  • Familiarity with formal verification methods
  • Familiarity with OTN, B100G and Ethernet standards and protocols
  • Programming in Python, Make, bash, C, C++ or SystemC
  • Self-starter who collaborates well and tackles complex technical problems

Outils et compétences

Avantages mentionnés

Assurance maladieSoins dentairesSoins de la vueRégime de retraiteProgramme d’aideCongés payésOptions d’achat
Source et dates

Site carrière / système de candidatures · workday

Date publiée par l’employeur
2026-09-29
Première détection par notre source
2026-10-08
Mise à jour du dossier source
2026-11-05

Ces dates décrivent le dossier source, pas une vérification en direct du recrutement. Consultez l’offre originale.

Détails du poste

NiveauSenior
DomaineGénie
Heures par semaine40 (estimé)
Déplacementsavion : aucun · route : aucun
Milieu de travailBureau
PositionSurtout assis
Exigences physiquesphysique faible · ordinateur élevé
LanguesEnglish
FormationBaccalauréat (exigé), Maîtrise (préféré)
Domaines d’étudesElectrical engineering, Computer engineering, Computer science
Avantages mentionnésCongés payés généreux, Régime de retraite, Prime de rendement, Actions ou participation, Mieux-être

Résumé et détails rédigés par l’IA à partir de l’offre; l’offre de l’employeur fait foi.

Ciena Canada ULC

ChampValeur
Offres sur Jobsy74
Description

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being—on and off the job. Connect with a career that matters.


The Wavelogic family of products are widely used in Ciena's optical fiber transmission solutions, and are one of the main contributors to Ciena's success in the telecommunications industry. To further strengthen our team, we are looking for a hardworking digital verification engineer who will be involved in the verification of these products, working within a team of digital design engineers, verification engineers and architects.


Your role as a digital verification engineer will be to propose and implement innovative verification strategies, in order to thoroughly simulate and validate functional blocks and subsystems for the Wavelogic family of products.


  • As a digital verification engineer, you are encouraged to read and understand the architecture and functional requirements specification document(s) and communicate and collaborate with systems engineers and architects
  • You are held responsible for the complete and thorough validation of one or more architectural functional blocks by using an appropriate combination of simulation, formal and coverage methods
  • You are encouraged the build the verification, functional coverage and formal verification test plans
  • You are accountable for the creation of testbench environment and/or components, agents, scoreboard, and all test scenarios related to your architectural functional block using System Verilog UVM and/or C where applicable
  • You will perform coverage driven verification, formal verification, monitor regressions and debug resulting failures with the help of the function's designer
  • Reporting status updates on a regular basis

The Must Haves:


  • Electrical or computer engineering, computer science or other applicable scientific degree at the BEng/BSc or MEng/MSc level
  • A highly motivated self-starter, able to work independently, while being a great teammate
  • Ability to methodically tackle sophisticated technical problems
  • Excellent organization, written and oral (English) interpersonal skills
  • Familiarity with formal verification methods
  • Familiarity with standards and protocols such as OTN, B100G, Ethernet
  • Familiarity with programming languages such as: Python, Make, bash, object-oriented programming, C, C++, System C

The above lists are intended to describe the general nature and level of work, and they are not intended to be a comprehensive list of all responsibilities, duties and skills required to be qualified and to be performed by the selected candidate. You will have an opportunity to better understand the role through the interview experience.


Pay Range

The annual salary range for this position is $109,000 - $174,000 CAD.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Emplois semblables

  • ASIC Verification Engineer, AI Networking IP

    Ottawa, ON
    Temps plein

    Advanced Micro Devices, Inc

    Candidates need a bachelor's or master's degree in computer or electrical engineering, plus interest in ASIC verification and digital design. Experience with SystemVerilog, C or C++, and scripting languages such as Python or Perl is an asset.

    SystemVerilog, UVM, Claude Code, Codex, Python, Perl

  • ASIC Verification Engineer, AI Networking IP

    Ottawa, ON
    Temps plein

    AMD, Inc.

    Candidates need a bachelor's or master's in computer or electrical engineering and an understanding of digital design. Experience with SystemVerilog, C or C++, and scripting such as Python or Perl is preferred.

    SystemVerilog, UVM, Claude Code, Codex, Python, Perl

  • Senior ASIC Verification Engineer

    Kanata, ON
    Temps plein

    Myticas Consulting

    8+ ansCandidates need a related engineering degree, 8+ years of ASIC or SoC verification experience, and strong SystemVerilog, UVM and Python skills. Experience with SVA, functional coverage and formal verification tools is also needed.

    SystemVerilog, UVM, Python, Code coverage tools, Formal verification tools

  • Senior ASIC Verification Engineer

    Ottawa, ON
    Hybride

    Talentlab

    Candidates need an engineering degree, proven digital verification experience, and knowledge of formal verification and functional coverage. They should also be proficient in a programming language such as Python or C/C++ and be based in Ottawa.

    SystemVerilog, UVM, Python, C++, SystemC, Make

  • ASIC Verification Engineer (7745)

    Ottawa, ON

    TSMC

    5+ ansCandidates need a master's or PhD in electrical or computer engineering and 5-10 years of digital verification experience. They should be strong in SystemVerilog, UVM, assertions, Unix/Linux and EDA tools such as VCS or Incisive.

    Synopsys VCS, Cadence Incisive, UVM, Unix/Linux

  • ASIC Verification Engineer

    Ottawa, ON
    HybrideTemps plein

    Nokia

    8+ ansCandidates need a Bachelor's in CS or EE and 8+ years in ASIC verification. They must know SystemVerilog, UVM, Python, assertions, functional coverage and formal verification tools.

    UVM, Python, code coverage tools, formal verification tools

Lieux et modes de travail

Lieux

Tout le CanadaTélétravail · Hybride · Sur place · Sur le terrain

Astuce : ajoutez le télétravail pour élargir la recherche.

Exclure des lieux

Mode de travail

Offres de cette entreprise dans les résultats

Voici les offres de cette entreprise chargées dans votre recherche. Elle peut avoir d’autres postes ouverts.