Postuler

Publié il y a 12 jours

Senior Verification Engineer – High Speed Coherent Interconnect Hub

@ NVIDIA Canada Dev. Inc.

Toronto, Ontario

Temps plein3+ ans d’expérience
Postuler
SIGNAUX

En bref

NVIDIA Canada Dev. Inc. is hiring a Senior Verification Engineer for its Tegra SoC IP Verification team to verify High Speed Coherent Interconnect Hub IP. The work covers building verification environments, writing test plans, driving coverage closure and debugging RTL with architecture and design teams. The role is full-time, hybrid, with a base salary of 125,000 to 205,000 CAD depending on level, plus equity and benefits.

Responsabilités :

  • Develop and maintain verification infrastructure and environments
  • Write and complete verification test plans for coherency and protocol features
  • Verify protocol compliance across SoC and multi-chip interfaces
  • Drive functional and code coverage closure
  • Debug complex RTL and verification issues

Résumé des exigences :

  • BS / MS or equivalent experience
  • 3+ years of ASIC verification with complex IPs or SoC subsystems
  • Strong SystemVerilog and UVM skills
  • Experience with checkers, assertions and functional coverage
  • Strong debugging and problem-solving skills

Outils et compétences

Source et dates

Site carrière / système de candidatures · workday

Date publiée par l’employeur
2026-10-29
Première détection par notre source
2026-10-23
Mise à jour du dossier source
2026-11-07

Ces dates décrivent le dossier source, pas une vérification en direct du recrutement. Consultez l’offre originale.

Détails du poste

NiveauSenior
DomaineGénie
Expérience3 an(s) et plus
Heures par semaine40 (estimé)
Milieu de travailBureau
PositionSurtout assis
Exigences physiquesphysique faible · ordinateur élevé
LanguesEnglish
FormationBaccalauréat (exigé), Maîtrise (préféré)
Avantages mentionnésActions ou participation

Résumé et détails rédigés par l’IA à partir de l’offre; l’offre de l’employeur fait foi.

NVIDIA Canada Dev. Inc.

ChampValeur
Offres sur Jobsy20
Description

NVIDIA is seeking a motivated and creative Senior Verification Engineer to join our Tegra SoC IP Verification team. Our mission is to build the IP that enables the next generation of scalable, high-performance, multi-chip computing platforms. In this role, you will work closely with architecture and design teams to verify complex High Speed Coherent Interconnect Hub IP. You will help define verification strategies, develop robust verification environments, drive functional and performance verification, close coverage, and ensure high-quality design signoff. This position provides an opportunity to work on technologies at the heart of NVIDIA's next-generation computing platforms.


What You’ll Be Doing:

  • Develop and maintain verification infrastructure, including testbenches, BFMs, checkers, monitors, scoreboards, assertions, and constrained-random stimulus.
  • Define, review, and complete verification test plans for coherency protocol, ordering, error handling, performance, and other key IP features.
  • Verify protocol compliance and interoperability across complex SoC and multi-chip interfaces.
  • Develop and complete performance test plans to validate bandwidth, latency, QoS, and other performance requirements.
  • Drive functional and code coverage closure and toward verification signoff.
  • Debug complex RTL and verification issues and work closely with architecture and design teams to drive them to resolution.
  • Collaborate with FPGA, emulation, software, and post-silicon teams to support system validation and silicon bring-up.

What We Need to See:

  • BS / MS or equivalent experience.
  • 3+ years of ASIC verification experience with complex IPs or SoC subsystems.
  • Strong background in SystemVerilog, UVM, constrained-random verification, and coverage-driven verification methodologies.
  • Experience developing verification environments, checkers, assertions, and functional coverage.
  • Strong debugging and problem-solving skills with experience using industry-standard simulation and debug tools.

Ways to Stand Out from the Crowd:

  • Experience verifying high-speed coherent interconnects, NoCs, or other complex SoC infrastructure IP.
  • Knowledge of coherent interconnect protocols and technologies such as CHI and AXI.
  • Strong understanding of cache coherency, transaction ordering, and system-level data flows.
  • Experience with performance verification, including bandwidth, latency, QoS, and traffic management.
  • Strong scripting skills in Python, Perl, or Shell, along with excellent communication and collaboration skills.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We welcome you join our team with some of the most hard-working people in the world working together to promote rapid growth. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology?


#LI-Hybrid

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
125,000 CAD – 175,000 CAD for Level 3; and 155,000 CAD – 205,000 CAD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

Emplois semblables

  • Senior Verification Engineer - Security

    Toronto, ON

    ARM

    5+ ansCandidates need a Bachelor's or Master's in computer science or electrical or computer engineering, plus 5+ years of design or verification experience. They must know security hardware verification, secure boot, key management and digital hardware design.

    SystemVerilog, UVM, Verilog, Perl, Python, Tcl

  • Verification Engineer (Engineer–Senior Level)

    Toronto, ON
    Sur place

    Qualcomm Canada ULC

    2+ ansCandidates need a bachelor's degree in science or engineering with 2+ years of ASIC design or verification experience, or a master's with 1+ year, or a PhD. Strong SystemVerilog and UVM skills, constrained random verification experience and clear communication are required.

    SystemVerilog, UVM, Python, Perl, C/C++, GNU Make

  • Verification Engineer – AI SoC Development

    Toronto, ON
    Temps plein

    Intel Corporation

    6+ ansCandidates need a bachelor's degree in electrical or computer engineering with 6+ years of experience, or a master's with 4+ years, or a PhD with 2+ years. Experience with emulators such as Palladium or Zebu, SystemVerilog, RTL design and emulation scripting is required.

    Palladium, Zebu Emulator, FPGA

  • Verification Engineer

    Markham, ON
    Temps plein

    AMD, Inc.

    Candidates need strong SystemVerilog and UVM skills, experience with ASIC or SoC verification, and familiarity with constrained-random, coverage-driven and formal verification. A Bachelor's or Master's in computer or electrical engineering is required.

    UVM, Synopsys VCS, Cadence IES, Cadence IEV, Jasper, Synopsys VC-Formal

  • Verification Engineer

    Markham, ON
    Temps plein

    Advanced Micro Devices, Inc

    Candidates need strong SystemVerilog and UVM skills, solid ASIC/SoC verification experience, and familiarity with constrained-random, coverage-driven and formal (SVA) methods. A bachelor's or master's in computer or electrical engineering is required.

    Synopsys VCS, Cadence IES, Cadence IEV, Jasper, VC-Formal, Magellan

Lieux et modes de travail

Lieux

Tout le CanadaTélétravail · Hybride · Sur place · Sur le terrain

Astuce : ajoutez le télétravail pour élargir la recherche.

Exclure des lieux

Mode de travail

Offres de cette entreprise dans les résultats

Voici les offres de cette entreprise chargées dans votre recherche. Elle peut avoir d’autres postes ouverts.