Emplois “AI tools for RTL coding” au Canada – Page 2

Aucun filtre correspondant. Essayez un autre nom.

Résultats

• 26j

  Firmware Engineering Manager

  Markham, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Candidates need engineering management experience building teams and deep GFX or SOC architecture and debug skills. They also need hands-on C and assembly firmware experience and a degree in electrical or computer engineering or computer science.

  JTAG, logic analyzer, oscilloscope, Palladium, Veloce, Python

  1 mois

  Senior ASIC RTL Design Engineer, AI Networking IP

  Ottawa, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Candidates need a Bachelor's or Master's in computer or electrical engineering, and strong Verilog or SystemVerilog RTL design skills. Experience delivering ASIC or FPGA products, plus networking or high-speed interface knowledge, is preferred.

  Verilog, SystemVerilog, Synopsys tools, Cadence tools, Siemens (Mentor) tools, Python

  1 mois

  Silicon Design Verification Engineer

  Markham, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Candidates need a Bachelor's or Master's in Computer or Electrical Engineering, plus knowledge of digital logic and computer architecture. Experience with SystemVerilog, UVM, C++ and Python, and protocols such as PCIe or AXI, is preferred.

  UVM, C++, Python, SVA formal tools

  1 mois

  RTL/Firmware Design Engineer

  Markham, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Candidates need a Bachelor's or Master's degree in computer engineering, electrical engineering, computer science or a related field. Preferred skills include embedded C/C++, Verilog or SystemVerilog, Python scripting, computer architecture and hands-on use of AI coding tools.

  Verilog, SystemVerilog, Python, Perl, Git, Perforce

  1 mois

  SoC Lead Engineer – LEC & Low Power Signoff

  Markham, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Advanced Micro Devices needs candidates with proven SoC implementation and tapeout experience, deep knowledge of equivalence checking and low power verification, and hands-on use of industry EDA tools. Strong scripting, debugging, leadership and communication skills are also required, along with a BS or MS in Electrical Engineering, ECE, EEE or a related field.

  Synopsys Formality, Cadence Conformal, Synopsys VC-LP, Cadence Conformal Low Power, Design Compiler, Fusion Compiler

  1 mois

  Senior Firmware Engineer

  Markham, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Candidates need extensive embedded firmware experience with microcontrollers and C or assembly, plus a bachelor's or master's degree in an engineering or applied science field. Experience with RTOS, Python, Git, Agile and pre-silicon environments is preferred.

  Git, GitHub Actions

• 27j

  RTL/Firmware Design Engineer

  Markham, ON

  Temps plein

  AI

  AMD, Inc.

  Candidates need a Bachelor's or Master's in computer engineering, electrical engineering, computer science or a related field. Embedded C/C++, reading Verilog or SystemVerilog, Python scripting and analytical problem-solving are preferred.

  Verilog, SystemVerilog, Git, Perforce, Jenkins, Python

  27j

  Silicon Design Verification Engineer

  Markham, ON

  Temps plein

  AI

  AMD, Inc.

  Candidates need a Bachelor's or Master's in Computer or Electrical Engineering, knowledge of digital design and computer architecture, and hands-on SystemVerilog, UVM and C++ or Python experience. Prior verification work and PCIe or AXI protocol knowledge are assets.

  UVM, C++, Python, Formal verification tools

  27j

  SoC Lead Engineer – LEC & Low Power Signoff

  Markham, ON

  Temps plein

  AI

  AMD, Inc.

  Candidates need proven SoC implementation and tapeout experience, in-depth LEC and low power static verification skills, and hands-on use of Formality or Conformal, VC-LP or CLP, and Design Compiler or Fusion Compiler. Verilog, VHDL, UPF, Tcl, Perl and Python skills and a BS/MS in electrical engineering or a related field are also expected.

  Synopsys Formality, Cadence Conformal, Synopsys VC-LP, Cadence Conformal Low Power, Design Compiler, Fusion Compiler

  27j

  Senior ASIC RTL Design Engineer, AI Networking IP

  Ottawa, ON

  Temps plein

  AI

  AMD, Inc.

  Candidates need proven RTL design experience in Verilog or SystemVerilog, ASIC or FPGA delivery experience, and a bachelor's or master's degree in computer or electrical engineering. Networking or high-speed interface knowledge, such as Ethernet or PCIe, is preferred.

  Verilog, SystemVerilog, Synopsys tools, Cadence tools, Siemens (Mentor) tools, Python

  27j

  Senior Firmware Engineer

  Markham, ON

  Temps plein

  AI

  AMD, Inc.

  Candidates need extensive experience with microcontrollers and embedded C or assembly, strong low-level hardware and firmware interface knowledge, and a bachelor's or master's degree in electronics, computer engineering or another applied science.

  Git, GitHub Actions, Python, RTOS, emulation platforms, RTL simulation tools

• 27j

  DFT Engineering Intern

  Toronto, ON

  35–55 $/h

  AL

  Astera Labs Early Career - North America 2027

  Candidates need coursework or hands-on experience in electrical or computer engineering or a related field, and an understanding of digital logic and RTL. Programming in Verilog, SystemVerilog, Python, Tcl, Perl, C or C++ is needed, plus comfort in a Linux environment.

  Verilog, SystemVerilog, Python, Tcl, Perl, Linux

  27j

  Design Verification Engineer Intern (Toronto)

  Toronto, ON

  AL

  Astera Labs Early Career - North America 2027

  Candidates need to be pursuing a bachelor's or master's degree in electrical, computer engineering or computer science. They need coding skills in SystemVerilog, C/C++ or Python, Linux and Git familiarity, and strong debugging ability.

  VCS, Verdi, DVE

• 29j

  ASIC Design Engineer, Senior

  Télétravail au Canada

  TélétravailTemps plein

  

  Positron AI

  8+ ansCandidates need a BS or MS in electrical or computer engineering with 8+ years of ASIC or SoC RTL design experience. They need deep SystemVerilog skills, front-end EDA tool expertise, and hands-on work with at least three of HBM/DDR, PCIe/CXL, AMBA AXI/ACE/CHI, cache hierarchies, or high-throughput datapaths.

  SystemVerilog, Python, Tcl, Make, UVM, cocotb

  29j

  Physical Design Engineer - Synth, Senior

  Télétravail au Canada

  TélétravailTemps plein

  

  Positron AI

  8+ ansCandidates need 8+ years of ASIC implementation experience, including at least two tapeouts, and strong synthesis and timing-closure experience on large designs. Expertise with Genus or Design Compiler, SDC constraints, Tcl and Python scripting, and advanced process nodes (7nm and below preferred) is required.

  Cadence Genus, Synopsys Design Compiler, Tcl, Python

• 1 mois

  Senior Firmware Developer

  Waterloo, ON

  Temps plein

  

  onsemi: With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety,…

  3+ ansCandidates need a Bachelor's or Master's degree in an engineering discipline and 3-5 years of embedded firmware experience. Strong embedded C, microprocessor and communication protocol knowledge (UART, I2C, SPI, USB) and experience with AI-assisted development tools are required.

  Git, JIRA, FPGA, oscilloscope, logic analyzer, hardware debugger

• 1 mois

  Hardware Designer

  Télétravail au Canada

  95k–145k $/anTélétravailTemps plein

  

  Fidus Systems: Founded in 2001, Fidus Systems is a premier electronic system design and development company with specialized expertise in FPGA design, embedded…

  5+ ansCandidates need at least 5 years of electronics design experience and a degree in electrical or computer engineering. Strong knowledge of high-speed circuits, multi-layer PCB design and high-speed protocols such as PCIe, DDR4 and USB-C is required.

  OrCAD Capture CIS, Cadence Allegro, LTSpice, oscilloscope, VNA, signal generator

• 1 mois

  ASIC Digital Design, Architect

  Markham, ON

  S

  Synopsys

  10+ ansCandidates need a master's degree or equivalent experience and 10+ years of digital ASIC design, ideally in high-speed or mixed-signal work. They need strong Verilog or VHDL skills, clock domain crossing knowledge, synthesis and DFT experience, and experience working with verification teams.

  Verilog, VHDL, synthesis tools, DFT tools

  1 mois

  Principal Digital Verification Engineer

  Nepean, ON

  S

  Synopsys

  12+ ansSynopsys candidates need 12+ years of verification experience with a BSc, 10+ years with an MSc, or 8+ years with a PhD. They need deep SystemVerilog and UVM skills, simulation and waveform debugging, C knowledge, assertion-based verification, and Linux scripting. Experience with LPDDR5/5X or LPDDR6 and emulation platforms is a plus.

  SystemVerilog, UVM, waveform debugger, Linux, source control, emulation platform

• 1 mois

  Senior Software Engineer in Test, UI Platform

  Toronto, ON

  

  Okta

  5+ ansCandidates need 5+ years of quality engineering experience, strong JavaScript or TypeScript skills, and hands-on UI test automation tools. They also need experience designing test frameworks from scratch and leading technical direction.

  Playwright, Cypress, Selenium WebDriver

• 1 mois

  Senior Hardware Engineer

  Burnaby, BC

  108k–153k $/anTemps plein

  

  LMI Technologies

  5+ ansCandidates need a bachelor's degree in electrical engineering and at least five years designing and testing digital logic such as FPGAs or ASICs. Hands-on experience with VHDL or Verilog, high-speed interfaces and self-verifying simulation environments is required.

  Vivado, Chipscope, Logic analyzers, Oscilloscopes, Xilinx IP, Intel FPGA

• 1 mois

  SMTS Logic Design

  Montréal, QC

  

  Rambus: As an industry pioneer with over 30 years experience, Rambus is a premier provider of chips & silicon IP.

  8+ ansCandidates need a BS, MS or PhD in electrical or computer engineering, 8+ years of ASIC/SoC logic design experience, and expert SystemVerilog skills. Experience with synthesis, timing closure and PCIe Gen5/Gen6/Gen7 is preferred.

  SystemVerilog, Synopsys Design Compiler, Synopsys Fusion Compiler, Cadence Genus, SpyGlass, Questa

• 1 mois

  Staff Design Verification Engineer, AI HW

  Toronto, ON

  

  Tenstorrent: Tenstorrent is a next-generation computing company that builds computers for AI.

  Candidates need experience with modern verification methods and strong SystemVerilog skills, plus Linux scripting in Python or Bash. They should be comfortable with coverage-driven verification and debugging across RTL, testbenches and workloads.

  SystemVerilog, Python, Bash, Linux

• 1 mois

  CPU Micro-Architect / RTL (Lead & IC Engineers)

  Canada

  HybrideTemps plein

  

  NUVACORE

  7+ ansCandidates need a BS or MS with 15+ years of CPU design experience for leads or 7+ years for individual contributors. They must know Verilog, simulation and logic and physical design, and understand RISC-V, ARM64 or x86 ISAs.

  Verilog, AI tools for RTL coding, simulation tools, emulation

12 entreprises