Emplois “System Verilog” au Canada – Page 4

Aucun filtre correspondant. Essayez un autre nom.

Résultats

• 18j

  RTL Design Engineer

  Markham, ON

  Temps plein

  AI

  AMD, Inc.

  AMD needs candidates with a Bachelor's or Master's degree in an electrical, computer or related engineering field, with Master's preferred. Strong skills in Verilog, SystemVerilog and scripting such as Python, Tcl or Perl are expected, along with knowledge of processor subsystems and ASIC design flows.

  Verilog, SystemVerilog, Python, Tcl, Perl, Ruby

  20j

  RTL Design Engineer

  Markham, ON

  Temps plein

  AI

  AMD, Inc.

  Candidates need a strong background in RTL design, Verilog and SystemVerilog, and scripting in Python, Tcl, Perl, Ruby, or Make. Experience with AXI, AHB, AMBA protocols, ASIC design tools, and a Bachelor's or Master's degree in electrical or computer engineering are expected.

  Verilog, SystemVerilog, C-DPI, FPGA, ASIC simulation and synthesis tools

  20j

  ASIC Design Engineer, PCIe IP Enablement

  Markham, ON

  Temps plein

  AI

  AMD, Inc.

  Candidates need hands-on ASIC hardware design experience with end-to-end ownership of complex digital IP through tape-out. Strong RTL and Verilog skills, synthesis and CDC tool experience, and knowledge of low-power design are expected.

  Verilog, UPF, CPF

  25j

  GPU Design Verification Engineer

  Markham, ON

  Temps plein

  AI

  AMD, Inc.

  Candidates need IP-level ASIC verification experience, UVM testbench skills, and knowledge of SystemVerilog, Verilog, C/C++ and scripting in Python, Perl or shell. A Bachelor's or Master's in computer or electrical engineering is preferred.

  UVM, Verilog, C++, Python, Perl, Makefile

  26j

  Summer 2027 Long Term Hardware Design Verification Engineering Intern/Co-Op

  Markham, ON

  AI

  AMD, Inc.

  Candidates need to be enrolled in a Canadian university bachelor's program in electrical, computer or a related engineering field. They should have programming experience in C++, Python, Perl or UVM, familiarity with Verilog or SystemVerilog, and knowledge of digital logic and Linux, Unix or Windows.

  Verilog, Perl, Python, MySQL, PHP

  26j

  Short Term 2027 Hardware Design Verification Engineering Intern/Co-Op

  Markham, ON

  AI

  AMD, Inc.

  Candidates need to be enrolled in a Canadian university Bachelor's program in electrical engineering, computer science, computer engineering or a related field. Experience with programming (C++, Python, C, Perl, UVM), Verilog/SystemVerilog and digital logic design is strongly encouraged.

  Perl, Python, MySQL, PHP, Verilog, UVM

  26j

  Short Term 2027 Hardware Design Verification Engineering Intern/Co-Op

  Vancouver, BC

  AI

  AMD, Inc.

  Candidates need to be enrolled in a Canadian university Bachelor's program in electrical engineering, computer science, computer engineering or a related field. Experience with C++, Python, Perl, UVM, Verilog and SystemVerilog, digital systems, and Linux/Unix/Windows is preferred.

  Verilog, UVM, Perl, Python, MySQL, PHP

• 18j

  IP Design PEY Intern

  Toronto, ON

  Temps plein

  AS

  Altera Semiconductor Technology Canada ULC

  Candidates need to be currently pursuing a BS in Computer Engineering, Engineering Science, Electrical Engineering, Computer Science or a related field. They need at least 3 months of Verilog, SystemVerilog or VHDL design or verification experience and 3 months of Python, TCL, Perl, C or C++ experience.

  Quartus Prime, Verilog, SystemVerilog, VHDL

• 19j

  Verification Engineer – AI SoC Development

  Toronto, ON

  Temps plein

  

  Intel Corporation

  6+ ansCandidates need a bachelor's degree in electrical or computer engineering with 6+ years of experience, or a master's with 4+ years, or a PhD with 2+ years. Experience with emulators such as Palladium or Zebu, SystemVerilog, RTL design and emulation scripting is required.

  Palladium, Zebu Emulator, FPGA

• 20j

  Spécialiste électronique

  Québec, QC

  FI

  Femtum Inc

  6+ ansBaccalauréat ou maîtrise en génie électrique ou informatique; Minimum de 6 ans d'expérience en conception électronique de produits technologiques; Expérience en conception de PCB analogiques et numériques

  logiciel de conception électronique, FPGA, microcontrôleurs, processeurs embarqués

• 20j

  Principal Analog Design Engineer-19318

  Markham, ON

  S

  Synopsys

  6+ ansCandidates need a PhD with 6+ years or a Master's with 8+ years of analog and mixed-signal IC design experience, including FinFET circuit design. Strong transistor-level CMOS and SPICE simulation skills are required.

  Spectre, HSPICE, Verilog-A, schematic entry tools, Python, Perl

  25j

  Staff Application Engineer

  Mississauga, ON

  S

  Synopsys

  7+ ansCandidates need a bachelor's degree in electrical and electronics engineering with 7+ years of applications, verification or emulation experience, or a master's with 5+ years. They need hands-on emulation platform experience, HDL and UVM skills, and scripting in Python, Perl or TCL.

  Synopsys ZeBu, Mentor Veloce, Cadence Palladium, Verilog, SystemVerilog, VHDL

• 20j

  ASIC Design Engineer, PCIe IP Enablement

  Markham, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Candidates need hands-on ASIC hardware design experience with end-to-end ownership of complex digital IP through tape-out. Strong RTL and Verilog skills, low-power design knowledge and a Bachelor's or Master's in electrical or computer engineering are preferred.

  Verilog HDL, UPF, CPF, Lint tools, CDC tools, Synthesis tools

  20j

  RTL Design Engineer

  Markham, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Candidates need a bachelor's or master's degree in electrical or computer engineering or a related field, with strong Verilog and SystemVerilog skills and knowledge of CPU and embedded processor architectures. Experience with AXI, AHB, AMBA and ASIC design tools is preferred.

  Verilog, SystemVerilog, Python, Tcl, Perl, Ruby

  25j

  GPU Design Verification Engineer

  Markham, ON

  Temps plein

  AM

  Advanced Micro Devices, Inc

  Candidates need experience with IP-level ASIC verification, UVM testbenches, Verilog and SystemVerilog, and scripting in Python or Perl. Advanced Micro Devices prefers a Bachelor's or Master's in computer or electrical engineering.

  Verilog, UVM, C/C++, Perl, Python, Makefile

• 20j

  Hardware Designer

  Télétravail au Canada

  95k–145k $/anTélétravailTemps plein

  

  Fidus Systems: Founded in 2001, Fidus Systems is a premier electronic system design and development company with specialized expertise in FPGA design, embedded…

  5+ ansCandidates need at least 5 years of electronics design experience and a degree in electrical or computer engineering. Strong knowledge of high-speed circuits, multi-layer PCB design and high-speed protocols such as PCIe, DDR4 and USB-C is required.

  OrCAD Capture CIS, Cadence Allegro, LTSpice, oscilloscope, VNA, signal generator

• 20j

  Senior ASIC Design Engineer - DSP/Analog/SerDes

  Ottawa, ON

  CC

  Celero Communications, Inc.

  10+ ansCandidates need a master's or PhD in electrical or computer engineering, 10+ years of digital ASIC design, and strong Verilog or SystemVerilog skills. Knowledge of DSP, high-speed SerDes, mixed-signal or optical communications is also required.

  Verilog, SystemVerilog, Python, Tcl, MATLAB, UVM

• 22j

  Sr FPGA Programmer - Test et Vérification DO-254

  Montréal, QC

  Temps plein

  

  Thales

  10+ ansDiplôme d'ingénieur ou Master 2 / Doctorat, 5 à 10 ans d'expérience en vérification; Maîtrise de VHDL et UVM; Expérience avec Questa ou ModelSim et outils Aldec

  Questa, ModelSim, Aldec Active-HDL, Git, DOORS, Polarion

• 22j

  Sr FPGA Programmer - Test et Vérification DO-254

  Montréal, QC

  HybrideTemps plein

  TC

  Thales Canada Inc., Avionics

  10+ ansDiplôme d'ingénieur ou Bac+5 avec 5 à 10 ans d'expérience en vérification; Maîtrise de VHDL et UVM, simulation avec Questa ou ModelSim; Connaissance approfondie de DO-254 et des métriques de code coverage

  Questa, ModelSim, Aldec Active-HDL, Git, DOORS, Polarion

  22j

  Sr FPGA Programmer - Test et Vérification DO-254

  Montréal, QC

  HybrideTemps plein

  TC

  Thales Canada Inc., Avionics

  10+ ansDiplôme d'ingénieur ou Bac+5 avec 5 à 10 ans d'expérience en vérification; Maîtrise de VHDL et UVM, simulation avec Questa ou ModelSim; Connaissance approfondie de DO-254 et des métriques de code coverage

  Questa, ModelSim, Aldec Active-HDL, Git, DOORS, Polarion

• 22j

  ASIC Verification Intern - Summer 2027

  Toronto, ON

  Temps plein

  NC

  NVIDIA Canada Dev. Inc.

  Candidates need to be pursuing a BS or MS in Electrical or Computer Engineering. They need working knowledge of computer architecture, logic design, verification, algorithms and data structures, plus strong first-principles debugging and teamwork skills.

  Verilog, SystemVerilog, UVM, FPGA, Linux, Windows

• 25j

  FPGA Design & Validation Engineer – 4G/5G Radio

  Ottawa, ON

  Contrat

  

  Myticas Consulting

  7+ ansCandidates need proven FPGA and RTL design experience, expertise in NR, LTE, eCPRI, CPRI and PTP protocols, and knowledge of the O-RAN ecosystem. Experience with UVM, Git and tools like Quartus, Vivado and MATLAB/Simulink is also required.

  Quartus, Vivado, MATLAB/Simulink, HDL Coder, Git, GitHub

• 25j

  FPGA Digital Design Engineer

  Toronto, ON

  TélétravailTemps plein

  

  Kepler Communications

  5+ ansCandidates need a bachelor's degree in computer or electrical engineering and 5+ years of FPGA/RTL design experience. They must know Verilog, SystemVerilog or VHDL, Xilinx Zynq and UltraScale devices, clock domain crossing and timing closure, and scripting in Python or Tcl.

  Vivado, Quartus, ModelSim, Questa Sim, Riviera-Pro, Python

• 26j

  Sr. Engineer, Staff Analog Design

  Ottawa, ON

  

  SiTime Corporation: SiTime Corporation (Nasdaq: SITM), the market leader in silicon MEMS timing, is an analog and semiconductor company that is revolutionizing the…

  10+ ansCandidates need a Master's or PhD in Electrical Engineering, 10+ years in analog/mixed-signal CMOS design, and PLL design experience. Cadence tools and lab characterization experience are also required.

  Cadence, SystemVerilog, Verilog-A

14 entreprises