Staff Physical Design Engineer
Toronto, ONT
Talentlab
5+ ansCandidates need 5+ years of physical design experience on digital ASICs, including advanced nodes like TSMC N5, N4P or N3. They must know industry EDA tools, PnR, timing analysis and physical verification, and be strong in TCL, Python or Perl.
Synopsys ICC2, Cadence Innovus, Calibre, PrimeTime, RedHawk, TCL
Analog IC Design Engineer
Toronto, ONT
Talentlab
5+ ansCandidates need an MSc or PhD in electrical engineering or a related field and 5+ years of analog IC design experience, preferably silicon-proven. They need hands-on advanced CMOS experience, SPICE and Verilog-A simulation skills, and EDA tool proficiency.
SPICE, Verilog-A, EDA tools